

Model Name : H510M H

Rev 1.0

SHEET


TITLE

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	CPU_LGA1151-A
05	CPU_LGA1151-B-DDR4
06	CPU_LGA1151-C
07	CPU_LGA1150-D
08	DDR4 CHANNEL A
09	DDR4 CHANNEL B
10	PCH_CLK BUFFER
11	PCH_DMI,USB,PCIE
12	PCH_MISC
13	PCH SATA,PCIE,SATA_EXPRESS
14	PCH PWR
15	PCH GND
16	ITE 8686 LPC IO
17	HWM
18	FAN CTRL--SIO
19	BIOS
20	CEC
21	PCI EXPRESS*16 SLOT
22	PCI EXPRESS*1 SLOT
23	SATA Connector
24	M.2 X4 (A)
25	IT8892E (NA)
26	PCI SLOT (NA)
27	ASM1085 POWER (NA)
28	LDO POWER (NA)

SHEET

TITLE

29	ISL95866 PWM-IRON
30	ISL95866 VCORE-IRON
31	ISL95866 VCCGT-IRON
32	VCCSA_VCCIO_VCCPLL
33	RT8237_DDR_BEAD
34	RT8068A_VPP
35	RT8237_PCH-BEAD
36	DISCRETE POWER
37	POWER MAP
38	ATX POWER , A_-PROCHOT
39	KB_MS
40	DVI CONN
41	RTD2168 - DP to VGA - IC
42	RTD2168 - DP to VGA - Conn
43	REALTEK 8111G
44	USB_LAN CONNECTOR-81118
45	Realtek ALC887
46	REAR AUDIO JACK
47	ADUIO LED
48	R_USB30_1
49	R_USB30_2
50	HDMI (MASK)
51	Redriver-R_USB31 (NA)
52	F_USB30
53	F_USB
54	F_PANEL
55	COM, TPM
56	EMI-ESD
	NTC MAP



# Diagrams

.com.br

Gigabyte Technology

Title		
Cover Sheet		
Size	Document Number	Rev
Custom	H510M H	1.0
Date:	Wednesday, January 06, 2021	Sheet 1 of 62

Model Name : H410M H


Component value change history


Data	Change Item	Reason
2019/12/12	1. H410M H 改 S2	R01
2019/12/12	1. EVT	9MH410MS2-00-01
2020/02/24	1. 修改模組線路 & note	R10
2020/03/12	1. DVT	9MH410MS2-00-10A
2020/03/17	1. 修改模組線路 & note	R101
2020/03/29	1. PVT	9MH410MS2-00-10E
2020/04/07	1. 修改模組線路 & note	9MH410MS2-00-10F
2020/04/17	1. 採購修改電容用料	9MH410MS2-00-10G
2020/08/27	1. H410M S2 改 H510M S2	R01

Circuit or PCB layout change

DATE	Change Item	Reason

BLOCK DIAGRAM





## LGA1200A CML\_S\_IP

T-190922B

MDA0 AE39	DDR0_DQ[0]	AU24 M_DCLKA0	M_DCLKA0 8
MDA1 AE38	DDR0_DQ[1]	AU24 M_DCLKA0	M_DCLKA0 8
MDA2 AH39	DDR0_DQ[2]	AU23 M_DCLKA1	M_DCLKA1 8
MDA3 AH38	DDR0_DQ[3]	AW23 M_DCLKA1	M_DCLKA1 8
MDA4 AF40	DDR0_DQ[4]	AT19	
MDA5 AE40	DDR0_DQ[5]	AU19	
MDA6 AH40	DDR0_DQ[6]	AW18	
MDA7 AG40	DDR0_DQ[7]	AV18	
MDA8 AK39	DDR0_DQ[8]	AV31 CKEA0	CKEA0 8
MDA9 AK40	DDR0_DQ[9]	AW31 CKEA1	CKEA1 8
MDA10 AN39	DDR0_DQ[10]	AV30	
MDA11 AM40	DDR0_DQ[11]	AV31	
MDA12 AL40	DDR0_DQ[12]	AV15 M_CSA0	M_CSA0 8
MDA13 AK38	DDR0_DQ[13]	AV13 M_CSA1	M_CSA1 8
MDA14 AN40	DDR0_DQ[14]	AV15	
MDA15 AN38	DDR0_DQ[15]	AV13	
MDA16 AR39	DDR0_DQ[16]/DDR0_DQ[32]	AV14 MODT_A0	MODT_A0 8
MDA17 AR40	DDR0_DQ[18]/DDR0_DQ[33]	AV14 MODT_A1	MODT_A1 8
MDA18 AV39	DDR0_DQ[19]/DDR0_DQ[34]	AV14	
MDA19 AL40	DDR0_DQ[20]/DDR0_DQ[35]	AV14	
MDA20 AR38	DDR0_DQ[21]/DDR0_DQ[36]	AV14	
MDA21 AT40	DDR0_DQ[22]/DDR0_DQ[37]	AV14	
MDA22 AV38	DDR0_DQ[23]/DDR0_DQ[38]	AV14	
MDA23 AV36	DDR0_DQ[24]/DDR0_DQ[39]	AV16 SBAA0	SBAA0 8
MDA24 AV34	DDR0_DQ[25]/DDR0_DQ[40]	AV17 SBAA1	SBAA1 8
MDA25 AV36	DDR0_DQ[26]/DDR0_DQ[41]	AV29 BG_A0	BG_A0 8
MDA26 AV33	DDR0_DQ[27]/DDR0_DQ[42]	AV29 BG_A1	BG_A1 8
MDA27 AV34	DDR0_DQ[28]/DDR0_DQ[43]	AV16 MAAA16	
MDA28 AV35	DDR0_DQ[29]/DDR0_DQ[44]	AV16 MAAA14	
MDA29 AV36	DDR0_DQ[30]/DDR0_DQ[45]	AV16 MAAA15	
MDA30 AV33	DDR0_DQ[31]/DDR0_DQ[46]	AV18 MAAA0	
MDA31 AW33	DDR0_DQ[32]/DDR0_DQ[47]	AV25 MAAA1	
MDA32 AW11	DDR0_DQ[33]/DDR1_DQ[1]	AV24 MAAA2	
MDA33 AV11	DDR0_DQ[34]/DDR1_DQ[2]	AW25 MAAA3	
MDA34 AV7	DDR0_DQ[35]/DDR1_DQ[3]	AV25 MAAA4	
MDA35 AV8	DDR0_DQ[36]/DDR1_DQ[4]	AV26 MAAA5	
MDA36 AW9	DDR0_DQ[37]/DDR1_DQ[5]	AV26 MAAA6	
MDA37 AW10	DDR0_DQ[38]/DDR1_DQ[6]	AV27 MAAA7	
MDA38 AV7	DDR0_DQ[39]/DDR1_DQ[7]	AV28 MAAA8	
MDA39 AW7	DDR0_DQ[40]/DDR1_DQ[8]	AV28 MAAA9	
MDA40 AW5	DDR0_DQ[41]/DDR1_DQ[9]	AV17 MAAA10	
MDA41 AV5	DDR0_DQ[42]/DDR1_DQ[10]	AV27 MAAA11	
MDA42 AW2	DDR0_DQ[43]/DDR1_DQ[11]	AV28 MAAA12	
MDA43 AW3	DDR0_DQ[44]/DDR1_DQ[12]	AW14 MAAA13	
MDA44 AV4	DDR0_DQ[45]/DDR1_DQ[13]		
MDA45 AV5	DDR0_DQ[46]/DDR1_DQ[14]		
MDA46 AV1	DDR0_DQ[47]/DDR1_DQ[15]		
MDA47 AV2	DDR0_DQ[48]/DDR1_DQ[16]		
MDA48 AT1	DDR0_DQ[49]/DDR1_DQ[17]		
MDA49 AN1	DDR0_DQ[50]/DDR1_DQ[18]		
MDA50 AT3	DDR0_DQ[51]/DDR1_DQ[19]		
MDA51 AP1	DDR0_DQ[52]/DDR1_DQ[20]		
MDA52 AT2	DDR0_DQ[53]/DDR1_DQ[21]		
MDA53 AN3	DDR0_DQ[54]/DDR1_DQ[22]		
MDA54 AR1	DDR0_DQ[55]/DDR1_DQ[23]		
MDA55 AN2	DDR0_DQ[56]/DDR1_DQ[24]		
MDA56 AL2	DDR0_DQ[57]/DDR1_DQ[25]		
MDA57 AL3	DDR0_DQ[58]/DDR1_DQ[26]		
MDA58 AL3	DDR0_DQ[59]/DDR1_DQ[27]		
MDA59 AJ1	DDR0_DQ[60]/DDR1_DQ[28]		
MDA60 AH3	DDR0_DQ[61]/DDR1_DQ[29]		
MDA61 AL1	DDR0_DQ[62]/DDR1_DQ[30]		
MDA62 AH2	DDR0_DQ[63]/DDR1_DQ[31]		
MDA63 AK1	DDR0_DQ[64]/DDR1_DQ[32]		

1 OF 13

CPU-SK/1200/S/GF

AK30 DDR0\_ECC[7]  
AM32 DDR0\_ECC[6]  
AJ32 DDR0\_ECC[5]  
AK32 DDR0\_ECC[4]  
AL32 DDR0\_ECC[3]  
AM32 DDR0\_ECC[2]  
AM30 DDR0\_ECC[1]  
AL30 DDR0\_ECC[0]

DDR\_VREF\_CA\_1  
DDR\_VREF\_CA\_0  
DDR CHANNEL A

8 VREF\_CA0 ← VREF\_CA0

## LGA1200B CML\_S\_IP

T-190922B

MDB0 AD34	DDR1_DQ[0]/DDR0_DQ[16]	DDR1_CKP[0]	AT23 M_DCLKB0	M_DCLKB0 9
MDB1 AD35	DDR1_DQ[1]/DDR0_DQ[17]	DDR1_CKN[0]	AU23 M_DCLKB0	M_DCLKB0 9
MDB2 AE36	DDR1_DQ[2]/DDR0_DQ[18]	DDR1_CKP[1]	AV22 M_DCLKB1	M_DCLKB1 9
MDB3 AF36	DDR1_DQ[3]/DDR0_DQ[19]	DDR1_CKN[1]	AU22 M_DCLKB1	M_DCLKB1 9
MDB4 AG35	DDR1_DQ[4]/DDR0_DQ[20]	DDR1_CKP[2]	AT21	
MDB5 AG34	DDR1_DQ[5]/DDR0_DQ[21]	DDR1_CKN[2]	AU21	
MDB6 AD36	DDR1_DQ[6]/DDR0_DQ[22]	DDR1_CKP[3]	AU20	
MDB7 AG36	DDR1_DQ[7]/DDR0_DQ[23]	DDR1_CKN[3]	AV20	
MDB8 AJ36	DDR1_DQ[8]/DDR0_DQ[24]	DDR1_CKE[0]	AT25 CKEB0	CKEB0 9
MDB9 AJ35	DDR1_DQ[9]/DDR0_DQ[25]	DDR1_CKE[1]	AR26 CKEB1	CKEB1 9
MDB10 AL36	DDR1_DQ[10]/DDR0_DQ[26]	DDR1_CKE[2]	AT26	
MDB11 AM35	DDR1_DQ[11]/DDR0_DQ[27]	DDR1_CKE[3]	AP26	
MDB12 AK36	DDR1_DQ[12]/DDR0_DQ[28]	DDR1_CS#0	AN17 M_CSB0	M_CSB0 9
MDB13 AJ34	DDR1_DQ[13]/DDR0_DQ[29]	DDR1_CS#1	AN15 M_CSB1	M_CSB1 9
MDB14 AM36	DDR1_DQ[14]/DDR0_DQ[30]	DDR1_CS#2	AR16	
MDB15 AM34	DDR1_DQ[15]/DDR0_DQ[31]	DDR1_CS#3	AM15	
MDB16 AT36	DDR1_DQ[16]/DDR0_DQ[32]	DDR1_ODT[0]	AM17 MODT_B0	MODT_B0 9
MDB17 AP36	DDR1_DQ[17]/DDR0_DQ[33]	DDR1_ODT[1]	AP14 MODT_B1	MODT_B1 9
MDB18 AT34	DDR1_DQ[18]/DDR0_DQ[34]	DDR1_ODT[2]	AM16	
MDB19 AP33	DDR1_DQ[19]/DDR0_DQ[35]	DDR1_ODT[3]	AM14	
MDB20 AR36	DDR1_DQ[20]/DDR0_DQ[36]	DDR1_ODT[0]	AP18 SBAB0	SBAB0 9
MDB21 AT35	DDR1_DQ[21]/DDR0_DQ[37]	DDR1_ODT[1]	AP19 SBAB1	SBAB1 9
MDB22 AR33	DDR1_DQ[22]/DDR0_DQ[38]	DDR1_ODT[2]	AM23 BG_B0	BG_B0 9
MDB23 AT33	DDR1_DQ[23]/DDR0_DQ[39]	DDR1_ODT[3]	AM22 BG_B1	BG_B1 9
MDB24 AP33	DDR1_DQ[24]/DDR0_DQ[40]	DDR1_ODT[0]	AM18 MAAB16	
MDB25 AT31	DDR1_DQ[25]/DDR0_DQ[41]	DDR1_ODT[1]	AP17 MAAB14	
MDB26 AT29	DDR1_DQ[26]/DDR0_DQ[42]	DDR1_ODT[2]	AP16 MAAB15	
MDB27 AP28	DDR1_DQ[27]/DDR0_DQ[43]	DDR1_ODT[3]	AP19 MAAB0	
MDB28 AR31	DDR1_DQ[28]/DDR0_DQ[44]	DDR1_ODT[0]	AP20 MAAB1	
MDB29 AR31	DDR1_DQ[29]/DDR0_DQ[45]	DDR1_ODT[1]	AP20 MAAB2	
MDB30 AB28	DDR1_DQ[30]/DDR0_DQ[46]	DDR1_ODT[2]	AP20 MAAB3	
MDB31 AT28	DDR1_DQ[31]/DDR0_DQ[47]	DDR1_ODT[3]	AP21 MAAB4	
MDB32 AT12	DDR1_DQ[32]/DDR1_DQ[16]	DDR1_ODT[0]	AP21 MAAB5	
MDB33 AR12	DDR1_DQ[33]/DDR1_DQ[17]	DDR1_ODT[1]	AP21 MAAB6	
MDB34 AT10	DDR1_DQ[34]/DDR1_DQ[18]	DDR1_ODT[2]	AP22 MAAB7	
MDB35 AR10	DDR1_DQ[35]/DDR1_DQ[19]	DDR1_ODT[3]	AP22 MAAB8	
MDB36 AP12	DDR1_DQ[36]/DDR1_DQ[20]	DDR1_ODT[0]	AP23 MAAB9	
MDB37 AT11	DDR1_DQ[37]/DDR1_DQ[21]	DDR1_ODT[1]	AP23 MAAB10	
MDB38 AP10	DDR1_DQ[38]/DDR1_DQ[22]	DDR1_ODT[2]	AP24 MAAB11	
MDB39 AN10	DDR1_DQ[39]/DDR1_DQ[23]	DDR1_ODT[3]	AP24 MAAB12	
MDB40 AB8	DDR1_DQ[40]/DDR1_DQ[24]	DDR1_ODT[0]	AP25 MAAB13	
MDB41 AT8	DDR1_DQ[41]/DDR1_DQ[25]	DDR1_ODT[1]		
MDB42 AT5	DDR1_DQ[42]/DDR1_DQ[26]	DDR1_ODT[2]		
MDB43 AT6	DDR1_DQ[43]/DDR1_DQ[27]	DDR1_ODT[3]		
MDB44 AP8	DDR1_DQ[44]/DDR1_DQ[28]	DDR1_ODT[0]		
MDB45 AT7	DDR1_DQ[45]/DDR1_DQ[29]	DDR1_ODT[1]		
MDB46 AP5	DDR1_DQ[46]/DDR1_DQ[30]	DDR1_ODT[2]		
MDB47 AR5	DDR1_DQ[47]/DDR1_DQ[31]	DDR1_ODT[3]		
MDB48 AM8	DDR1_DQ[48]			
MDB49 AM7	DDR1_DQ[49]			
MDB50 AK6	DDR1_DQ[50]			
MDB51 AM5	DDR1_DQ[51]			
MDB52 AM6	DDR1_DQ[52]			
MDB53 AK7	DDR1_DQ[53]			
MDB54 AK5	DDR1_DQ[54]			
MDB55 AL5	DDR1_DQ[55]			
MDB56 AF7	DDR1_DQ[56]			
MDB57 AH9	DDR1_DQ[57]			
MDB58 AG5	DDR1_DQ[58]			
MDB59 AF6	DDR1_DQ[59]			
MDB60 AH6	DDR1_DQ[60]			
MDB61 AH7	DDR1_DQ[61]			
MDB62 AF5	DDR1_DQ[62]			
MDB63 AH5	DDR1_DQ[63]			

DDR1\_MA[15]/DDR1\_CAA[8]/DDR1\_ACT#  
DDR1\_PAR  
DDR1\_ALERT#

DDR1\_DQSP[7]  
DDR1\_DQSN[7]  
DDR1\_DQSP[6]  
DDR1\_DQSN[6]  
DDR1\_DQSP[5]  
DDR1\_DQSN[5]  
DDR1\_DQSP[4]  
DDR1\_DQSN[4]  
DDR1\_DQSP[3]  
DDR1\_DQSN[3]  
DDR1\_DQSP[2]  
DDR1\_DQSN[2]  
DDR1\_DQSP[1]  
DDR1\_DQSN[1]  
DDR1\_DQSP[0]  
DDR1\_DQSN[0]


DDR\_VREF\_CA\_3  
DDR\_VREF\_CA\_2  
DDR CHANNEL B

9 VREF\_CA2 ← VREF\_CA2

2 OF 13

CPU-SK/1200/S/GF









MDA[0..63] ↔ MDA[0..63]  
MDB[0..63] ↔ MDB[0..63]  
M\_DQSA[0..7] ↔ M\_DQSA[0..7]  
M\_DQSA[0..7] ↔ M\_DQSA[0..7]  
MAAA[0..16] ↔ MAAA[0..16]  
MAAB[0..16] ↔ MAAB[0..16]  
M\_DQSB[0..7] ↔ M\_DQSB[0..7]  
M\_DQSB[0..7] ↔ M\_DQSB[0..7]



黑色cover

LGA1200  
ILM\_BP\_CR/115X/BKNI[12KRC-SF0001-83R\_12KRC-SF0001-84R]





Gigabyte Technology		
CPU LGA1200-B		
Title	Document Number	Rev
Size	H510M H	1.0
Custom		
Date:	Wednesday, January 06, 2021	Sheet 5 of 62



VCCIO\_1\_2  
VOUT = 0.95V  
IOUT = 9.5A

VCCIO\_0  
VOUT = 0.95V FOR CML  
VOUT = 1.05V FOR RKL  
IOUT = 8A



59 VCCSA\_SENSE  
58 VCCIO2\_SENSE  
57 VCCIO\_SENSE  
57,59 VSSSA\_VIO\_SENSE





10 N\_CPURTCCLK → WR113 0/4 A\_RTCCLK









### DDRVTT Decouple








# RKL\_TGP\_PCH-H R0.11

C10\_WAKE RESERVED/BIOS NEED TO PROGRAM  
INTERNAL PD ON THIS PIN.






## PCHB




B560/H510  
REMOVE DMI4~7

CLKOUT\_PCIE\_P/N [9, 7, 4, 3, 0] = Must be used for PCIe\* Gen4 support

## STRAP





PCH Signal Glitch Free




業務指定使用B150M-EVO Heatsink

ANS 8477624		Gigabyte Technology	
Title		PCH CLOCK BUFFER	
Size	Document Number	Rev	
Custom	H510M H	1.0	
Date:	Wednesday, January 06, 2021	Sheet	10 of 62

RKL\_TGP\_PCH-H R0.11




PCH Signal Glitch Free




Intel 500 series PCH USB configuration P1~P6						
ITEM	USB P1	USB P2	USB P3	USB P4	USB P5	USB P6
H510	U3.2 Gen1x1	U3.2 Gen1x1	U3.2 Gen1x1	U3.2 Gen1x1	NA	NA
B560	U3.2 Gen2x1	U3.2 Gen2x1	U3.2 Gen2x1	U3.2 Gen2x1	U3.2 Gen1x1	U3.2 Gen1x1
H570	U3.2 Gen2x1	U3.2 Gen2x1	U3.2 Gen2x1	U3.2 Gen2x1	U3.2 Gen1x1	U3.2 Gen1x1
Z590	U3.2 Gen2x1	U3.2 Gen2x1	U3.2 Gen2x1	U3.2 Gen2x1	U3.2 Gen2x1	U3.2 Gen2x1
Q570	U3.2 Gen2x1	U3.2 Gen2x1	U3.2 Gen2x1	U3.2 Gen2x1	U3.2 Gen2x1	U3.2 Gen2x1
W580	U3.2 Gen2x1	U3.2 Gen2x1	U3.2 Gen2x1	U3.2 Gen2x1	U3.2 Gen2x1	U3.2 Gen2x1
	Gen2x2		Gen2x2		Gen2x2	

Intel 500 series PCH USB20 configuration						
ITEM	USB P1~9	USB P10	USB P11	USB P12	USB P13	USB P14
H510	USB2	NA	NA	NA	NA	For Intel® Wireless-AC
B560	USB2	USB2	USB2	NA	NA	
H570	USB2	USB2	USB2	USB2	USB2	
Z590	USB2	USB2	USB2	USB2	USB2	
Q570	USB2	USB2	USB2	USB2	USB2	
W580	USB2	USB2	USB2	USB2	USB2	




# RKL\_TGP\_PCH-H R0.11



Intel 500 series PCH PCIE P5~P12								
ITEM	PCIE P5	PCIE P6	PCIE P7	PCIE P8	PCIE P9	PCIE P10	PCIE P11	PCIE P12
H510	PCIE /GbE	PCIE	PCIE	PCIE	GbE ONLY	N/A	PCIE	PCIE /GbE
B560	PCIE /GbE	PCIE	PCIE	PCIE	PCIE /GbE	PCIE	PCIE SATA_0'	PCIE SATA_1' GbE
H570	PCIE /GbE	PCIE	PCIE	PCIE	PCIE /GbE	PCIE	PCIE SATA_0'	PCIE SATA_1' GbE
Z590	PCIE /GbE	PCIE	PCIE	PCIE	PCIE /GbE	PCIE	PCIE SATA_0'	PCIE SATA_1' GbE
Q570	PCIE /GbE	PCIE	PCIE	PCIE	PCIE /GbE	PCIE	PCIE SATA_0'	PCIE SATA_1' GbE
W580	PCIE /GbE	PCIE	PCIE	PCIE	PCIE /GbE	PCIE	PCIE SATA_0'	PCIE SATA_1' GbE
Intel® RST for x2/x4 M.2								

Intel 500 series PCH PCIE P13~P24												
ITEM	PCIE P13	PCIE P14	PCIE P15	PCIE P16	PCIE P17	PCIE P18	PCIE P19	PCIE P20	PCIE P21	PCIE P22	PCIE P23	PCIE P24
H510	SATA_0 /GbE	SATA_1	SATA_2	SATA_3	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A
B560	SATA_0 /GbE	SATA_1	SATA_2	SATA_3	SATA_4	SATA_5	N/A	N/A	PCIE	PCIE	PCIE	PCIE
H570	PCIE SATA_0 GbE	PCIE SATA_1	PCIE SATA_2	PCIE SATA_3	PCIE SATA_4	PCIE SATA_5	PCIE	PCIE	PCIE	PCIE	PCIE	PCIE
Z590	PCIE SATA_0 GbE	PCIE SATA_1	PCIE SATA_2	PCIE SATA_3	PCIE SATA_4	PCIE SATA_5	PCIE	PCIE	PCIE	PCIE	PCIE	PCIE
Q570	PCIE SATA_0 GbE	PCIE SATA_1	PCIE SATA_2	PCIE SATA_3	PCIE SATA_4	PCIE SATA_5	PCIE	PCIE	PCIE	PCIE	PCIE	PCIE
W580	PCIE SATA_0 GbE	PCIE SATA_1	PCIE SATA_2	PCIE SATA_3	PCIE SATA_4	PCIE SATA_5	PCIE SATA_6	PCIE SATA_7	PCIE	PCIE	PCIE	PCIE
Intel® RST for x2/x4 M.2									Intel® RST for x2/x4 M.2			




Intel 500 series PCH USB P7~P10				
ITEM	USB P7	USB P8	USB P9	USB P10
H510	NA	NA	NA	NA
B560	NA	NA	NA	NA
H570	U3.2 Gen1x1	U3.2 Gen1x1	PCIE	PCIE
Z590	U3.2 Gen2x1	U3.2 Gen2x1	U3.2 Gen2x1	U3.2 Gen2x1
Q570	U3.2 Gen2x1	U3.2 Gen2x1	U3.2 Gen1x1	U3.2 Gen1x1
W580	U3.2 Gen2x1	U3.2 Gen2x1	U3.2 Gen2x1	U3.2 Gen2x1





NRN9 33/8P4R/4


Signal	Pin	Signal
45 C_ACZ_BITCLK	1	HDA BCLK
45 C_ACZ_SYNC	3	HDA SYNC
45 C_ACZ_SDOUT	5	HDA SDO
45 C_ACZ_RST	7	HDA RST



J GROUP ONLY 1.8V LEVEL

\*\*DDPC CHANGE TO GPP\_G12/G13



U32GEN2\*2 C.C DETECT




\*\*\*  
HBD: DDI\*. PULL DOWN IF NO USE.

	DDI*	100K/4	
A	N_GPP_K6	NR233	100K/4/I
B	N_GPP_K7	NR236	100K/4/X
			DP to VGA
	N_GPP_K10	NR273	100K/4/I
C	N_GPP_I1	NR238	100K/4/I
D	N_GPP_I2	NR270	100K/4/X
	N_GPP_I3	NR272	100K/4/I
	N_GPP_I4	NR271	100K/4/I

| PCH Signal Glitch Free





















(組態一) PCIE LAN( Single & Dual LAN)




ERP Wake on LAN		
Single LAN	Realtek	組態一
	Atheros	
	Intel 219	組態二
Dual LAN (只留一個 LAN 支援 WAKE UP)	Atheros+Atheros	組態一
	Intel 219+Atheros	組態三
	Intel 219+Intel 219	
No Support	Single LAN BOM 只上 OR97 • Dual LAN BOM 只上 OR97 • OR99 •	

<b>Gigabyte Technology</b>			
Title			
<b>IT8686</b>			
Size	Document Number		
Custom	<b>H510M H</b>		
Date:	Wednesday, January 06, 2021	Sheet	16 of 62


# TEMP H/W MONITOR



## 低階機種: 3個FAN時使用





# VOLTAGE-- H/W MONITOR



The division voltage of VIN2 & VIN3 must be around 2.9V

## (靠近ATX CONNECTOR)




★Update 2015-04-24


## Gigabyte Technology

Title			HWM,KB/MS, FAN CTRL
Size	Document Number	Rev	
Custom	H510M H	1.0	
Date:	Wednesday, January 06, 2021	Sheet	17 of 62

## Rev: 0.8




**A. SYSTEM FAN1**



DUAL BIOS


MOSI For DMI RX Termination Voltage



256M/WSN8/S  
\* (footprint 改  
SOIC8-SPI-SOCKET-1)

BOOT DEVICE	GNT0	GNT1
LPC	0	0
PCI	0	1
NAND	1	0
SPI	1	1

1 means floating  
0 means PD 1K




SMD WSON8 SK 8P 200MIL LOTES[10SL2-000008-71R]/X

\* 試産先上, PVT 移除

Gigabyte Technology

Title			BIOS
Size	Document Number	H510M H	
Custom		Rev	1.0
Date:	Wednesday, January 06, 2021	Sheet	19 of 62

CEC\_R0.3



Title

CEC relate circuit

Size

Custom

Document Number

H510M H

Rev

1.0

Date:


Wednesday, January 06, 2021

Sheet

20

of

62

**+12 - protect  
short-wire test**

PA\_EXP\_RXP[0..15] >> PA\_EXP\_RXP[0..15] 4  
PA\_EXP\_RXN[0..15] >> PA\_EXP\_RXN[0..15] 4  
PA\_EXP\_TXP[0..15] >> PA\_EXP\_TXP[0..15] 4  
PA\_EXP\_TXN[0..15] >> PA\_EXP\_TXN[0..15] 4

PA_EXP_TXP0	PAC5	0.22u/4/X5R/6.3V/K	PA_EXP_TXP0_C
PA_EXP_TXN0	PAC4	0.22u/4/X5R/6.3V/K	PA_EXP_TXN0_C
PA_EXP_TXP1	PAC6	0.22u/4/X5R/6.3V/K	PA_EXP_TXP1_C
PA_EXP_TXN1	PAC7	0.22u/4/X5R/6.3V/K	PA_EXP_TXN1_C
PA_EXP_TXP2	PAC8	0.22u/4/X5R/6.3V/K	PA_EXP_TXP2_C
PA_EXP_TXN2	PAC9	0.22u/4/X5R/6.3V/K	PA_EXP_TXN2_C
PA_EXP_TXP3	PAC10	0.22u/4/X5R/6.3V/K	PA_EXP_TXP3_C
PA_EXP_TXN3	PAC11	0.22u/4/X5R/6.3V/K	PA_EXP_TXN3_C
PA_EXP_TXP4	PAC12	0.22u/4/X5R/6.3V/K	PA_EXP_TXP4_C
PA_EXP_TXN4	PAC13	0.22u/4/X5R/6.3V/K	PA_EXP_TXN4_C
PA_EXP_TXP5	PAC14	0.22u/4/X5R/6.3V/K	PA_EXP_TXP5_C
PA_EXP_TXN5	PAC15	0.22u/4/X5R/6.3V/K	PA_EXP_TXN5_C
PA_EXP_TXP6	PAC16	0.22u/4/X5R/6.3V/K	PA_EXP_TXP6_C
PA_EXP_TXN6	PAC17	0.22u/4/X5R/6.3V/K	PA_EXP_TXN6_C
PA_EXP_TXP7	PAC18	0.22u/4/X5R/6.3V/K	PA_EXP_TXP7_C
PA_EXP_TXN7	PAC19	0.22u/4/X5R/6.3V/K	PA_EXP_TXN7_C
PA_EXP_TXP8	PAC20	0.22u/4/X5R/6.3V/K	PA_EXP_TXP8_C
PA_EXP_TXN8	PAC21	0.22u/4/X5R/6.3V/K	PA_EXP_TXN8_C
PA_EXP_TXP9	PAC22	0.22u/4/X5R/6.3V/K	PA_EXP_TXP9_C
PA_EXP_TXN9	PAC23	0.22u/4/X5R/6.3V/K	PA_EXP_TXN9_C
PA_EXP_TXP10	PAC24	0.22u/4/X5R/6.3V/K	PA_EXP_TXP10_C
PA_EXP_TXN10	PAC25	0.22u/4/X5R/6.3V/K	PA_EXP_TXN10_C
PA_EXP_TXP11	PAC26	0.22u/4/X5R/6.3V/K	PA_EXP_TXP11_C
PA_EXP_TXN11	PAC27	0.22u/4/X5R/6.3V/K	PA_EXP_TXN11_C
PA_EXP_TXP12	PAC28	0.22u/4/X5R/6.3V/K	PA_EXP_TXP12_C
PA_EXP_TXN12	PAC29	0.22u/4/X5R/6.3V/K	PA_EXP_TXN12_C
PA_EXP_TXP13	PAC30	0.22u/4/X5R/6.3V/K	PA_EXP_TXP13_C
PA_EXP_TXN13	PAC31	0.22u/4/X5R/6.3V/K	PA_EXP_TXN13_C
PA_EXP_TXP14	PAC32	0.22u/4/X5R/6.3V/K	PA_EXP_TXP14_C
PA_EXP_TXN14	PAC33	0.22u/4/X5R/6.3V/K	PA_EXP_TXN14_C
PA_EXP_TXP15	PAC34	0.22u/4/X5R/6.3V/K	PA_EXP_TXP15_C
PA_EXP_TXN15	PAC35	0.22u/4/X5R/6.3V/K	PA_EXP_TXN15_C

PCIEX16:16/5/5/5/16

PCI-E REV:1.1--&gt; 2.5GHZ


PCE-E X1 (單向) BANDWIDTH=2.5GHz\*(8b/10b)=2Gb/s=250MB/s

PCE-E X1 (雙向) BANDWIDTH=2.5GHz\*(8b/10b) X2=4Gb/s=500MB/s

PCE-E X16 (單向) BANDWIDTH=2.5GHz\*(8b/10b) X16=32Gb/s=4GB/s

PCE-E X16 (雙向) BANDWIDTH=2.5GHz\*(8b/10b) X16X2=64Gb/s=8GB/s



PCI-E REV:2.0--&gt; 5GHZ



PCI-E/16X-164P/GY/LONG DOUBLE/HK/2/GEN4.0[11AC1-023164-X1R\_11AC1-023164-X2R]

**Gigabyte Technology**


Title			PCI EXPRESS * 16	
Size			Document Number	
Custom			H510M H	
Date:			Wednesday, January 06, 2021	
Sheet			21 of 62	
Rev			1.0	

**Gigabyte Technology**

Title		
PCIE X4		
Size	Document Number	Rev
Custom	H510M H	1.0
Date:	Wednesday, January 06, 2021	Sheet 22 of 62




### SATA3 0/1



BLACK CONNECTOR

### SATA3 2/3






BLACK CONNECTOR

### SATA3 4/5


Gigabyte Technology		
Title		
SATA		
Size	Document Number	Rev
Custom	H510M H	1.0
Date:	Wednesday, January 06, 2021	Sheet 23 of 62





支援SATA and M.2 function



Footprint : NGFF-M-75P-11CM-3-SMD




舊的Switch,價格低



\* Footprint : HOLE\_165NP

Function	SEL
xI--> xOa	L
xI--> xOb	H




熱敏電阻	擺放靠近位置	走線方式
DANTC1	DA_DL1	N/A
DANTC2	DA_DQ1	Differential
DANTC3	DM_DQ1	N/A
DANTC4	DM_DL1	Differential
RS_VCORE	DB_DQ1	N/A
RS_VCCGT	DN_DQ1	N/A
RS_PCH	PCH	N/A
RS_SYS	CU1	N/A






REV:0.1

# VCC1V8 PRIM




CHOKE與CAP料號可變



請放置CHOKE一出來位置.先預留.  
請自行確認ripple後再決定是否上件


PWR SEQ



connect to PCH pin AD46

11,27 SLP\_SUS\_N >> NPB\_R6 0/4 VCC1V8P\_EN

VCC1V8\_PRIM CAP 22u\*4PCS









Gigabyte Technology



Title		
RT8068_VCC1V8_PRIM		
Size	Document Number	Rev
Custom	H510M H	1.0
Date:	Wednesday, January 06, 2021	Sheet 28 of 62

Choke : 0.3uH/0.72m ohm

```
NOT INSTALL CPU --> VBOOT=1.05V
INSTALL CPU --> VBOOT=0V
```











REV: 0.11

## DDR4



MA\_DR38.MA\_DC15


VPP\_25V使用8120.8068A.RT8237時上件



FS=290K  
OCP=40A

MOSFET請依MOSFET使用規則,自行選擇  
ON-->10IF9-040406-10R[N1MFS4C06N/N/PPAK/1400pF/4m]  
VISHAY-->10IF9-040012-10R[SIRA12DP/PPAKS08/2070pF/4.3m]

PIN7-->20mil  
PIN1-->6mil  
PIN2-->6mil  
PIN5-->6mil  
PIN3-->6mil



請放置CHOKE一出來位置.先預留.  
請自行確認ripple後再決定是否上件  
請從最重的負載端點拉回

Remote sense請從最重的負載端點拉回


## PWR SEQ

CLOSE TO DDR POWER PLANE

For power sequence require

VPP\_25V使用8120時上件


MAU1上RT9045時上件(不可MASK)

**DDRVTT**


L >> DDR VTT CTL MAR110 MASK/0/4/SHT/M/10/X DDRVTT EN  
 >> N -SLP S3 MAR111 MASK/0/4/SHT/M/10/X DDRVTT BOOT

DDR CAP      560u\*4PCS    22u\*2PCS

DDRVTT CAP



\* 大電容 x0



# GIGABYTE


Title	<b>RT8237 DDR4 POWER</b>
-------	--------------------------

Size	Document Number
Custom	<b>H510M H</b>



Date: Wednesday, January 06, 2021 Sheet 33 of 62

**VPP 25V**

L=1u  
DCR=3.2 mohm  
Isat=18A  
Idc=15A






PWR SEQ

**GIGABYTE™**

Title			
<b>RT8068A_VPP25 POWER</b>			
Size	Document Number	Rev	
Custom	<b>H510M H</b>	<b>1.0</b>	
Date:	Wednesday, January 06, 2021	Sheet	34 of 62

VCCST\_VCCPLL


VCCST\_VCCPLL



16 5VAUX SW



## 3VDUAL\_PCH




## Gigabyte Technology



Title			
<b>DISCRETE POWER</b>			
Size	Document Number		Rev
Custom	<b>H510M H</b>		<b>1.0</b>
Date:	Wednesday, January 06, 2021	Sheet	36 of 62




# POWER BLOCK MAP




# VCORE/VCCGT




# POWER




# FUSE POWER F/R




## ATXX24 POWER CONNECTOR




## ATXX4 POWER CONNECTOR



螺絲孔




**固定孔/光學點**




To prevent the 5VSB  
under loading when  
boot


**DUMMY LOAD**



**-PROHOT**





## COUPON



## +12V DUMMY LOAD

【技術通報R&amp;D技術通報153】


To fix 12V light load  
abnromal issue




## Gigabyte Technology

Title			
<b>ATX POWER CONNECTOR</b>			
Size Custom	Document Number	<b>H510M H</b>	Rev <b>1.0</b>
Date:	Wednesday, January 06, 2021	Sheet	38 of 62


# KB\_MS\_USB




# ESD




# USB OC PROTECT




# KB\_MS\_USB PWR



# KB\_MS\_USB DAMPING/PU



# USB OC PROTECT



Gigabyte Technology

Title

KB\_MS

Size A

Document Number

H510M H

Rev

1.0

Date:


Wednesday, January 06, 2021

Sheet


39

of

62




Gigabyte Technology			
Title			
DVI			
Size	Document Number		Rev
Custom	H510M H		1.0
Date:	Wednesday, January 06, 2021	Sheet	40 of 62
	2		1



## POWER




Power on latch




		POL1_SDA(PIN22)	
		0	1
POL2_SCL (PIN23)	0	X	EP MODE
	1	<b>ROM ONLY MODE</b>	<b>EEPROM MODE</b>

### Embedded LDO






LDO_EN(PIN21)	
0	1
VCCK_V12 from External 1.2V	VCCK_V12 from Embedded LDO

## DP HPD




# VGA SIGNAL R2.0





Close to Filter

FOR EMI

# VGA CONN.




# VGA ESD



Gigabyte Technology  
DP-VGA RTD2168


Title		
Size	Document Number	Rev
Custom	H510M H	1.0
Date:	Wednesday, January 06, 2021	Sheet 42 of 62




<p align="center"><b>Gigabyte Technology</b></p> <p align="center"><b>Realtek RTL8111G</b></p>			
<p>Title</p>			
Size Custom	Document Number		Rev
	<p align="center"><b>H510M H</b></p>		<b>1.0</b>
Date:	Wednesday, January 06, 2021	Sheet	43 of 62

## R2.02

note:可變更USB NAME




note:可變更USB NAME




LA\_MDI-->100歐姆:[20/4/8/4/20]


示意圖



Dual Color LED




Single Color LED



note:可變更FUSE

## 可變




### Close to connector

**USB\_LAN 2-Port 2.0A**

**FUSE-0805**

note: lan power連接及電流



## Gigabyte Technology

## LAN CONNECTOR-RTL8111G


Size Custom	Document Number <b>H510M H</b>	Rev 1.0
Date: Wednesday, January 06, 2021	Sheet 44 of 62	

Date: Wednesday, January 06, 2021 Sheet 44 of 62







Rev 6.0




\*量産前,MOATR1/MOATR2/MOATR4 ....0ohm改short pad


#### AZALIA JACK




#### LINE-OUT



#### LINE-IN



#### MIC-IN




#### SURROUND


#### CEN/LFE

#### SURR BACK

#### AZALIA FRONT PANEL




GIGABYTE		
Title		
AUDIO JACK		
Size	Document Number	Rev
Custom	H510M H	1.0
Date:	Wednesday, January 06, 2021	Sheet 46 of 62




第二區 LED CONTROL

燈條 LED (LED\_C放在PCB左邊板邊位置)




Rev: 0.7

ESD 可自行SWAP PIN ,CONN端 NET 名稱 不可




ESD

NET 可自行調整




AZ1045-04F/MSOP10[10DE2-140174-10R\_10DE2-360148-10R]

NET 可自行調整





AZ1045-04F/MSOP10[10DE2-140174-10R\_10DE2-360148-10R]

NET 可自行調整




FUSE



Gigabyte Technology

Title					Rev 1.0
R_USB30,USB_OC					
Size Custom	Document Number				H510M H
Date: Wednesday, January 06, 2021		Sheet 48 of 62			




Gigabyte Technology			
Title			
R_USB30,USB_OC			
Size	Document Number		Rev
Custom	H510M H		1.0
Date:	Wednesday, January 06, 2021	Sheet	49 of 62




Gigabyte Technology			
Title			
FP,F_USB,USB PWR,BZ			
Size	Document Number		Rev
Custom	H510M H		1.0
Date:	Wednesday, January 06, 2021	Sheet	50 of 62




Front USB3.0




NET 可自行調整




-USBOC\_F





-USBOC\_R




\* 接 PCH  
N\_GPP\_G7(SMI) &  
PCH PU 3Vdual








FRONT PANEL




CASE OPEN




FRONT PANEL SHORT

SATA/M.2 LED




SPKR



COM PORT

Rev: 0.7




LPT PORT

COM RI

N/A

TPM CONNECT



Footprint: TPM2X6-CUT3 (2mm)

Gigabyte Technology		
Title		
FP,F_USB,USB PWR,BZ		
Size	Document Number	Rev
Custom	H510M H	1.0
Date: Wednesday, January 06, 2021		Sheet 55 of 62

## CLOSE SIO

EMIC1  
100p/4/NPO/50V/J/X

10, 6, 32, 33 N\_SLP\_S3 ←

EMIC2  
100p/4/NPO/50V/J/X

10, 16, 32, 34, 35 N\_S4\_S5 ←

## CLOSE PCH

EMIC4  
100p/4/NPO/50V/J/X

4, 1) N\_CPUPWROK ←

## CLOSE NR47

VCC3

EMIC3  
0.1u/4/X7R/16V/K**GIGABYTE™**

Title

**EMI/ESD**Size  
A

Document Number

**H510M H**

Rev

**1.0**

Date: Wednesday, January 06, 2021

Sheet 56 of 62



VCCIO2

RKL MODIFY

REV: 0.11

VCC3

VCC1V8\_P1M

有使用CPU POWER時DCR22不上件


Connect to IT8795

Connect to IT8686

Connect to PCH


\* CPU\_ID  
1: RKL -->VCCIO=0.95V  
0: CML -->VCCIO=0V

4,57,59 A\_CPU\_ID > DGR37 1 MASK/0/4/SHT/X



從output CAP端拉回


ADDRESS=24  
VREF=02



L=1u  
DCR=6.7 mohm  
Isat=15A  
Idc=12A

CHOKE與CAP料號可變

注意耐壓





Remote sense請從最重的負載端點拉回

GIGABYTE<sup>TM</sup>








Title			VCCIO2
Size	Document Number	Rev	
Custom	H510M H	1.0	
Date:	Wednesday, January 06, 2021	Sheet	58 of 62

IMVP8 RKL VCCSA POWER CKT




**VCCSA VR**

- VCCSA VR need to be IMVP8 SVID controller. Recommend VCCSA VR design to 22.1A.
- When CPU\_ID = 0 (CML-S CPU), set DC load line to 0 Ohm and disconnect VCCSA SVID Alert# from common (VCCCORE/VCCGT) SVID Alert# bus. A bypass feature (0 ohm) resistor should be provided around the disconnect circuit.
- When CPU\_ID = 1 (RKL-S CPU), set DC load line to 10.3mOhm and connect VCCSA SVID Alert# to common SVID Alert# bus



OVER VOLTAGE



Address	0x2A	0x28	0x26	0x24	0x22	0x20
R1 (kΩ)	open	3.9	3	2.2	1.3	10
R2 (kΩ)	10	1.3	2.2	3	3.9	open
ADD_SEL Voltage (% of VCC)	0	25	42	58	75	100

Table1. Recommended Slave Address Setting




NCT3933	
VREF1	VCCPLL_OC
VREF2	VCCSA
VREF3	VDDQ

Title		
NCP3933		
Size	Document Number	Rev
A	H510M H	1.0
Date:	Wednesday, January 06, 2021	Sheet 60 of 62




VIN CAP 270u\*4PCS

VCORE CAP 560u\*6PCS  
22u\*20PCS




放CPU SOCKET (TOP LAYER)




放CPU SOCKET (Bottom LAYER)

VCCGT CAP 560u\*2PCS  
22u\*4PCS



560uF/16V/8C/A/10m  
22uF/6.3V/69A/7m




放CPU SOCKET (Bottom LAYER)



Title		
CPU CAP.		
Size	Document Number	Rev
Customer	#1510MH	1.0
Date:	Wednesday, January 05, 2021	Sheet 61 of 62

HDMI LEVEL SHIFT

NET 可變



Port 自行調整



★Update 2015-04.30 change from PTN3360 to ASM1442K.


★Update 2015-04.30 change from PTN3360 to ASM1442K.

PTN3360:PIN 4/10/34/35 NC PIN,都不上值;只上HR12:10K  
ASM1442:紅色框要上,HR12:3.16K

【技術通報R&D技術通報150】

HDMI eye diagram1.4版(deep color)會fail  
原因: 因目前的HDMI訊號過長,造成RISING TIME過慢,而會壓到eye diagram  
改善: ASMEDIA ASM1442 : 3.16K(PIN6 PULL DOWN電阻) 10ohm(PIN4 PULL DOWN電阻)

Port 自行調整



HDMI:20/4/6/4/20  
Impedance=85 +/- 17.5%

